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In this paper we propose two transistor concepts based on lateral heterostructures of monolayer
MoS2, composed of adjacent regions of 1T (metallic) and 2H (semiconducting) phases, inspired by
recent research showing the possibility to obtain such heterostructures by electron beam irradiation.
The first concept, the lateral heterostructure field-effect transistor, exhibits potential of better per-
formance with respect to the foreseen evolution of CMOS technology, both for high performance and
low power applications. Performance potential has been evaluated by means of detailed multi-scale
materials and device simulations. The second concept, the planar barristor, also exhibits potential
competitive performance with CMOS, and an improvement of orders of magnitude in terms of the
main figures of merit with respect to the recently proposed vertical barristor.
I. INTRODUCTION
Engineering new materials with tailored properties for
electronic applications is the quintessential frontier of
electronics. It was embodied in the “bandgap engineer-
ing” [1] or “band structure engineering” [2] paradigm of
III-V materials systems in the eighties, and is embodied
now in the “materials on demand” paradigm [3] of “van
der Waals heterostructures” [4], where 2D materials of
incommensurable lattice, including a broad set of atomic
species, are stacked to create new 3D materials.
One can also have “lateral heterostructures” [5], as in
the example by Levendorf et al. [6], where a planar het-
erostructure of graphene and hexagonal boron nitride has
been fabricated by successive graphene growth, pattern-
ing, and boron nitride regrowth in the same 2D sheet,
exploiting the almost ideal lattice match.
With lateral and vertical heterostructures of 2D ma-
terials the prospect emerges of combining materials with
different electronic properties, such as semiconductors,
insulators, and metals, in order to engineer materials for
particular applications.
In this paper we focus on monolayer MoS2. The ad-
vantage of designing devices made of 2D materials relies
on an excellent electrostatic control of the channel by the
gate. MoS2 has also a direct bandgap between 1.5 and
1.8 eV, which makes it favorable for digital applications
against other 2D materials, such as graphene that does
not present a gap. MoS2 has already shown remarkable
electronic and optoelectronic properties [7], including a
higher mobility than ultrathin silicon and germanium,
and the possibility to be used in flexible electronic cir-
cuits, that is currently out of reach for silicon technology
[8].
∗ g.iannaccone@unipi.it
Molybdenum disulphide has also been used in vertical
heterostructure devices, such as atomically thin p-n het-
erojunctions [9] combining monolayer n-type MoS2 and
p-type WSe2, which shows a rectifying behavior. Also
lateral heterostructures based on junctions of 1T and 2H
phases have been proposed experimentally showing inter-
esting and promising properties [10–12].
An intriguing property of MoS2, which is decisive for
the realization of lateral heterostructures, is that by high-
dose electron beam irradiation one can induce a phase
transition from the semiconducting phase (2H) to the
metallic phase (1T), in a size-controllable region [13].
This enables, in principle, top-down patterning of MoS2
lateral 2H-1T heterostructures, whose in-plane charge
transport properties critically depend on the quality of
the lateral heterointerface.
The first demonstration of a Schottky diode, through
the patterning of a lateral heterostructure with a metal
region (1T-MoS2) and a semiconducting region (2H-
MoS2), has already been reported [14]. Here, we ex-
ploit the possibility of fabricating lateral heterostruc-
tures in single-layer MoS2 to explore two device concepts,
evaluating by multiscale simulations its potential perfor-
mances.
The first transistor concept is a lateral heterostructure
field-effect transistor (LH-FET), shown in Fig. 1(a): It
is a double-gate FET in which the channel consists of
single-layer molybdenum disulfide. We have the semi-
conducting phase in the central region aligned with the
gate, and the metallic phase in the source and drain ex-
tensions. The gate dielectric is silicon oxide with a thick-
ness of 0.5 nm. It can be seen as an embodiment of the
LH-FET proposed in 2011 for the graphene-boron-nitride
heterostructure [15, 16].
The second transistor concept is a lateral gated Schot-
tky diode (Fig. 1(b)), with a metallic source (1T-MoS2)
and a semiconducting drain (2H-MoS2). We consider
a double gate structure with a gate oxide thickness tox
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2FIG. 1. a) MoS2-2H/MoS2-1T/MoS2-2H double gate FET.
Source, drain, bottom gate, top gate and channel length
(Lch = 5.5 nm) are indicated. The oxide is SiO2, with thick-
ness tox = 0.5 nm. In the inset, a longitudinal cross-section
of the device is shown. b) Double gate MoS2-1T/MoS2-2H
planar barristor. In the inset b1), a longitudinal cross-section
of the double-gate device is shown, with tox = 0.5 nm. In
the inset b2) a longitudinal cross section of a single gate con-
figuration, where toxB is the bottom oxide thickness.
(Fig. 1(b1)) and a single (top) gate configuration with
a top oxide thickness tox and a bottom oxide thickness
toxB (Fig. 1(b2)). The gate voltage modulates the height
of the Schottky barrier and therefore the current. We
call this transistor “planar barristor”, because the oper-
ating principle is similar to that of the vertical barristor
proposed in 2012 [17].
II. THEORY
In order to explore the viability and potential perfor-
mance of such devices, we adopt a first-principle multi-
scale modeling approach [18], articulated in three steps.
We start from Density Functional Theory (DFT) simu-
lations of the electronic properties of 1T-2H heterostruc-
tures, from which we obtain a Hamiltonian defined on
a basis of plane waves. From this we then extract a
Hamiltonian on a basis of Maximally Localized Wan-
nier Functions (MLWF) basis set. Finally, the resulting
Hamiltonian is used in the open source device simula-
tor NanoTCAD ViDES [19], based on a Non-Equilibrium
Green’s Functions formalism, to investigate the device
performance for digital applications.
Ab initio calculations have been performed with Quan-
tum Espresso [20], using a 8x12x1 Monkhorst-Pack grid,
ultrasoft pseudopotentials and the PBE exchange corre-
lation functional. A 60 Ry wave function cutoff, a 600 Ry
charge density cutoff and a vacuum layer of 20 A˚, to avoid
interactions with periodic replicas, have been considered.
The band structure and the Hamiltonian in the MLWF
basis have been computed with Wannier90 [21] using the
same grid as in DFT calculations. The obtained tight-
binding-like Hamiltonian has then been included in the
open source device simulator NanoTCAD ViDES [19]. In
particular, we have simplify the full 22-band electronic
structure model of Fig. 2 into a 6-band model which pro-
vides the same results for energies close the Fermi en-
ergy, but with reduced computational requirements (see
Appendix). Then we have included the 6-band tight-
binding-like Hamiltonian into the ViDES framework to
compute transport in far-from-equilibrium conditions. In
order to connect the two different phases of MoS2 along
the transport direction, the off diagonal elements of the
Hamiltonian has chosen to be equal to MoS2-2H elements
(details of the method are reported in the Appendix). For
all devices we have considered operation at temperature
of 300 K and fully coherent quantum transport.
The complete multi-scale approach is thoroughly dis-
cussed in Bruzzone et al. [18] and in the Appendix.
III. RESULTS AND DISCUSSION
The band structures of MoS2-2H and MoS2-1T are
shown in Fig. 2a) and 2b), respectively, where dots cor-
respond to DFT calculations, and dashed lines to results
using the MLWF basis. As apparent from Fig. 2, MoS2-
2H has a gap of 1.7 eV, whereas the 1T phase shows
metallic behavior.
FIG. 2. Bands of a) MoS2-2H and b) MoS2-1T b) computed
with DFT calculations (black dots) and with MLWF (red solid
lines, 22 bands). Below each figure the schematic top and
side views of the two different atomic-structured monolayer
of MoS2-2H a) and MoS2-1T b) are shown.
The transfer characteristics (IDS-VG) of the LH-FET
are shown in Figs. 3a) in linear scale and 3b) in semilog-
arithmic scale for MoS2-2H channel/gate lengths rang-
3ing from 2.75 nm to 9.9 nm. The applied drain-to-source
voltage VDS is 0.6 V and the oxide thickness tox is 0.5 nm.
In the case of the shorter channel lengths (2.75 nm and
3.3 nm) intra-band tunneling dominates the current and
imposes a lower limit on the off-state current.
FIG. 3. Transfer characteristics in a) linear and b) semi-
logarithmic scale of the device in Fig. 1a), for different MoS2-
2H channel lengths and for VDS = 0.6 V for an oxide thickness
of tox = 0.5 nm; and c) linear and d) semi-logarithmic for a
MoS2-2H channel length of 5.5 nm, VDS = 0.6 V and for
different oxide thicknesses. In the inset τ and PDP, calculated
for high performance process, are reported.
To assess device performance, we use as a benchmark
the consensus on the evolution of CMOS technology rep-
resented by the 2015 edition of the International Technol-
ogy Roadmap for Semiconductors (ITRS) [22]. The ITRS
considers that CMOS processes are optimized either for
High Performance (HP) or for Low Power (LP) applica-
tions, and therefore have different threshold voltages. To
enable comparison with the ITRS, we consider two main
bias conditions for the nMOSFET: the OFF state, cor-
responding to VGS = Voff and VDS = VDD, where VDD
is the supply voltage; and the ON state, corresponding
to VGS = Voff + VDD and VDS = VDD. In the case of HP
process Voff is defined as the gate voltage for which the
drain current in the OFF state is Ioff = 100 nA/µm. In
case of LP process, in order to reduce the static power
consumption, Voff is defined as the gate voltage for which
the device current is Ioff = 100 pA/µm. Typically, the
transfer characteristics is shifted by properly tuning the
gate workfunction for each process in order to obtain
Voff = 0 V.
For all the channel lengths of the LH-FETs we con-
sider the same supply voltage VDD = 0.6 V and the same
oxide thickness tox. The main figures of merit for the
two process optimizations are reported in Table I. The
subthreshold swing (SS) is defined as the inverse slope of
the IDS-VGS curve in semi-logarithmic scale in the sub-
threshold regime. We also report the Ion/Ioff ratio, where
Ion is the current in the ON state. As aforementioned
the 2.75 nm and 3.3 nm FETs have a large intra-band
tunneling current in the OFF state, so that Ioff cannot
be defined for the LP case for Lch = 3.3 nm while for
Lch = 2.75 nm Ioff cannot be defined for both LP and HP
cases. We remark that, the bandgap calculated through
DFT is underestimated, with a GW correction the band
gap could increase to 2.1 eV, slightly reducing the intra-
band tunneling effects observed in the shortest channels.
In Table I we also show the intrinsic delay time τ ,
which is a measure of the switching speed (a rough esti-
mation of the switching time of a CMOS inverter), de-
fined as:
τ =
Qon −Qoff
Ion
(1)
where Qon and Qoff are the total charge in the channel
in the ON and OFF states, respectively; as well as the
power delay product (PDP), which is a measure of energy
efficiency (roughly proportional to the energy required to
switch a logic gate),
PDP = VDDIonτ = VDD (Qon −Qoff) . (2)
Finally, we report the cut-off frequency computed for
VDS = VDD as
fT =
1
2pi
∂IDS/∂VGS
∂Qtot/∂VGS
, (3)
which is a relevant quantity for high frequency analog
applications.
From Table I we can immediately draw that the LH-
FET exhibits an almost ideal SS = 68 - 72 mV/decade
and Ion/Ioff > 10
4 for channel lengths ≥ 5.5 nm for the
HP case, and > 106 for the LP case. As expected, the
HP case is optimized for low τ (reaching 0.22 ps for
the 5.5 nm channel length vs. 0.44 ps of the LP case)
whereas the LP case is optimized for low PDP (reaching
0.12 fJ/µm for the 5.5 nm channel length vs. 0.16 fJ/µm
for the HP case).
As the channel length is reduced, we have a
monotonous decrease of τ and PDP and an increase of
fT , meaning that both digital and analog performance is
improving. However, for channel lengths of 3.3 nm we
observe a significant increase of the intra-band tunneling
leakage current, which reduces the Ion/Ioff for the HP
process and does not allow to reach the required Ioff for
the LP case.
For comparison purposes, we also consider the perfor-
mance of the LH-FET for less aggressive gate dielectric
thickness (in terms of equivalent silicon oxide thickness).
In Figs. 3c) and 3d), we report the transfer characteris-
tics for the LH-FET with channel length of 5.5 nm and
for tox = 0.5, 1.0 and 1.5 nm. The intrinsic delay time
and the power delay product for HP case are reported in
4TABLE I. Figures of merit for different channel lengths of the LH-FET and DG Planar Barristor for HP and LP
High Performance Low Power
SS Ion/Ioff τ PDP fT SS Ion/Ioff τ PDP
(mV/dec) (ps) (fJ/µm) (THz) (mV/dec) (ps) (fJ/µm)
LH-FET
Lch = 3.3 nm 102 1.0× 104 0.16 0.10 3 * * * *
(VDS = 0.6 V)
Lch = 5.5 nm 69 1.18× 104 0.22 0.16 2 72 4.38× 106 0.44 0.12
Lch = 6.6 nm 69 1.20× 104 0.25 0.18 1.5 70 4.43× 106 0.49 0.13
Lch = 8.27 nm 69 1.23× 104 0.30 0.22 1.4 68 4.65× 106 0.47 0.13
Lch = 9.9 nm 69 1.25× 104 0.35 0.26 1.0 69 4.41× 106 0.61 0.16
Planar DG 68.5 9.8× 103 0.14 0.055 3 72.5 3.5× 105 1.2 0.017
Barristor SG (toxB = 0.5 nm) 73 4.4× 103 0.16 0.028 2.8 79 1.5× 105 1.8 0.011
(VDS = 0.4 V) SG (toxB = 5 nm) 79 3.7× 103 0.2 0.029 2.3 85 7.4× 104 4.4 0.013
*For channel length of 3.3 nm Ioff is not defined for LP case because of the high degradation of the OFF current due to the
intra-band tunneling effect (see main text for further information).
the inset. As expected, τ increases and PDP decreases
as the oxide thickness is increased.
The second transistor concept we investigate is the pla-
nar barristor, shown in Fig. 1b). We consider a double
gate (DG) planar device with top and bottom silicon (or
equivalent) oxide thickness tox = 0.5 nm and a single
gate configuration (SG) with bottom oxide thicknesses
of toxB = 0.5 nm and toxB = 5 nm.
FIG. 4. Transfer characteristics in a) linear and b) logarithmic
scale of the DG planar barristor, and of the SG planar bar-
ristors with toxB = 0.5 nm and toxB = 5 nm for VDS = 0.4 V.
The devices are illustrated in Fig. 1b).
In Fig. 4, we show the transfer characteristics for pla-
nar barristor with VDS = 0.4 V. SS is reasonably good
(SS < 79 mV/dec), and the Ion/Ioff is close to 10
4 for the
high performance case only when the structure is double
gated. The same figures of merit computed for the LH-
FET, have been calculated for the planar barristor and
reported in Table I. The barristor and LH-FET do not
differ much in terms of electrostatic control of the chan-
nel/semiconductor region, and therefore both PDP and τ
show similar values for both devices when a double gate
geometry is considered. The single-gated barristor shows,
however, sightly worse figures of merit, for both HP and
LP applications, as compared to the double-gated device,
due to the smaller gate-to-channel capacitance.
Finally, in Fig. 5 we compare τ vs. PDP of the MoS2
FETs studied in this work with predictions from ITRS
2015 [22] for HP and LP CMOS technology and with
simulations for the optimized graphene-based barristor
studied in Ref. [16]. The most desirable region of the
plot in Fig. 5 is obviously the bottom left corner.
FIG. 5. PDP and τ of the MoS2 FETs studied in this work
(red circles for the LH-FET and green diamonds for the pla-
nar barristor) compared with the requirements of the ITRS
2015 [22] until the end of the roadmap (yellow squares) and
the graphene barristors studied in Ref [23] (blue triangles).
Filled symbols correspond to figures of merit related to the
HP process while empty symbols to the LP process. We have
assumed for the graphene barristor a width of 1 µm. In the
case of the graphene barristor of Ref [16] results for GaAs and
Si substrates are shown, for different values of the doping (the
concentration is indicated for each device).
From the comparison, it appears that the LH-FET and
the planar barristor have competitive expected perfor-
mance with respect to CMOS technology, both for HP
and LP applications. The graphene vertical barristor
5misses the required values for the τ and PDP figures of
merit by several orders of magnitude. As some of us have
already discussed [23], the main problem is that in the
vertical barristor the source (the graphene sheet) is be-
tween the control gate and the barrier to be modulated,
and therefore adds a high parasitic capacitance to the
gate, degrading the electrostatics and hence device per-
formance. In the case of the planar barristor, instead, the
source is in the plane of the barrier, whereas the control
gate is off plane, and therefore the parasitic capacitance
is negligible. The proposed results provide an upper limit
for the performance of transistors based on heterostruc-
tures of MoS2. The actual device performance can be
degraded by both intrinsic unavoidable causes, such as
phonon scattering, and by technology-dependent factors,
such as contact resistance, heterointerface roughness, and
other defects. As of now, the latter factors represent the
main performance limitation, even if MoS2 fabrication
technology is improving at an impressive pace [11, 12, 24],
whereas phonon scattering has a limited impact in the
case of 5-nm channel length.
IV. CONCLUSION
In this work we have presented two different transistor
concepts based on planar heterostructures of 1T-MoS2
and 2H-MoS2, that exploit the possiblity of defining with
a top-down technique patterns of metallic 1T-MoS2 in a
monolayer of semiconducting 2H-MoS2. We have shown
with multiscale simulations that the lateral heterostruc-
tures FET and the planar barristor exhibit promising
performance with respect to the evolution of CMOS tech-
nology predicted by the 2015 edition of the ITRS, both
for high performance and for low power applications.
Clearly, our multiscale simulations consider defectless
devices with ideal contacts and fully ballistic transport.
Therefore, ours is a via negativa approach: it can only
rule out device concepts as good candidates for digital
logic if their (ideal) performance is not sufficiently good.
In our case, it signals that the proposed transistor con-
cepts are extremely promising. Further investigation is
required to verify the impact of defects and non-idealities
on performance.
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Appendix: Computational Methods
DFT simulations have been performed with the Quan-
tum Espresso package [20]. For both materials, MoS2-2H
and MoS2-1T, we have considered 8x12x1 Monkhorst-
Pack grid which has been evaluated to be sufficiently ac-
curate for the subsequent calculations. We have used
ultrasoft pseudopotentials with PBE exchange correla-
tion functional. A 60 Ry wave function cutoff, a 600 Ry
charge density cutoff and a vacuum layer of 20 A˚ have
been considered. The calculation of the MLWF has been
performed with Wannier90 [21] using the same grid of
the DFT calculations. In Figs. 6a) and 6c), we show the
bands for MoS2-2H and MoS2-1T, considering a varying
number of Wannier centers (i.e., bands): 6, 10 and 22. It
is evident that 6 bands provide the same results as the
22 bands case (but with a smaller computational cost) if
we consider an energy range close to the Fermi level, i.e.,
the energy range taking part in transport. We also re-
port in Figs. 6b) and 6d) the density of states projected
on the different number of Wannier centers. As expected
the density of states of 6, 10 and 22 bands provides the
very same results close to the Fermi level.
FIG. 6. Bands computed through MLWF for different num-
bers of Wannier centers (i.e. number of considered bands)
and the corresponding density of states (DOS) for a) and b)
MoS2-2H, and c) and d) MoS2-1T.
6To validate the multi-scale approach, we have com-
pared the computed transmission coefficient considering
a small number of bands with that obtained from ab-
initio calculations (by means of the PWCOND suite of
Quantum Espresso [20]). We have considered a LH-
FET with 3.3 nm MoS2-2H channel, as studied in the
manuscript. The total size of the system is 7.2 nm, the
1T parts are 1.9 nm and 1.3 nm, the 2H channel is 3.3
nm, while the remaining length corresponds to the inter-
face between the two phases (see Ref. [14]). The three
MLWF Hamiltonians fit well the PWCOND result, vali-
dating the use of the 6-band Hamiltonian (see Fig. 7).
FIG. 7. Transmission coefficient of the LH-FET device in
linear a) and semilogarithmic b) scale, considering a flat po-
tential equal to zero. Comparison between PWCOND results
and Wannier Hamiltonian for different number of bands us-
ing the Wannier Hamiltonian of 2H-MoS2 as coupling between
metallic and semiconducting phases.
In order to build the interface Hamiltonian between the
two materials one has to pay attention to the off diago-
nal elements connecting the two different materials. The
heterostructure Hamiltonian for the MoS2-1T/MoS2-2H
interface has been determined as follows. In Fig. 8 we
report a schematic representation of the Wannier Hamil-
tonian along the transport direction. In particular, each
submatrix in Fig. 8, whose dimension is Nwan × Nwan
(where Nwan is the number of Wannier centres), is con-
nected to the other submatrices along the same row (the
number of submatrices along the same row is constrained
by the Monkhorst-Pack grid used). Then, one has to
choose how to deal with those elements which connect
one material to the other (indicated in Fig. 8 as off di-
agonal elements with red color). These elements belong
to a row where the first element is of the first mate-
rial (MoS2-1T) and to a column of the second material
(MoS2-2H). We decide that these elements to be the ones
of the MoS2-2H because of two reasons: firstly, the re-
sults of the transmission coefficient reported in Fig. 7 are
in agreement with the PWCOND results, and secondly,
among the other possibile choices, the simulations give a
better and faster convergence.
FIG. 8. Schematic representation of the construction of
the MoS2-1T/MoS2-2H interface. The off-diagonal elements,
which are colored in red, have been chosen to be equal to the
MoS2-2H elements.
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